

CLAIMS:

1. A method for operating semiconductor chips, particularly memory chips, which are arranged in groups on modules which are connected to a common data bus (DQ);

where each semiconductor chip on each module is connected to at least one data line in the data bus;

having the following method steps:

a) a group of semiconductor chips is selected from semiconductor chips arranged on the modules on the basis of a prescribed selection criterion independently of module, the selected group of semiconductor chips using the data lines in the data bus over the entire bus width;

b) the semiconductor chips in the selected group are activated; and

c) data interchange is performed between the data lines in the data bus and the selected group of semiconductor chips;

2. The method as claimed in claim 1,
where method steps a) to c) are repeated and different semiconductor chips are selected in method step a) in the course of two cycles taking place at successive times;

3. The method as claimed in claim 1,
where the selection criterion is the temperature of the semiconductor chips and preferably semiconductor chips having the lowest temperature are selected;

4. The method as claimed in claim 1,
where the semiconductor chips are selected using a statistical method;

5. The method as claimed in claim 4,
where the statistical method takes into account the arrangement of the semiconductor chips on the modules and/or the arrangement of the modules in relation to one another or in relation to other adjacent components;

6. The method as claimed in claim 4,
where the statistical method takes into account empirically obtained and/or currently ascertained data;

7. The method as claimed in claim 1,
where each of the semiconductor chips has an associated selection probability;

8. The method as claimed in claim 7,
where the semiconductor chips are arranged in three dimensions with respect to one another;
where the selection probability for a semiconductor chip depends on its relative situation with respect to adjacent semiconductor chips, and a semiconductor chip in an outer region of the modules has a higher selection probability than a semiconductor chip in an inner region;

9. The method as claimed in claim 1,
where each of the semiconductor chips arranged on the modules has an associated individual index which denotes the corresponding module and the position of the corresponding semiconductor chip on the module;

where the indices for the group of semiconductor chips which was selected independently of module in method step a) are stored in a register device;
where the indices for the semiconductor chips associated with the corresponding group are read from the register device in method step b) and the corresponding semiconductor chips are activated using their indices;

PATENT

W&B Docket No: INF 1948-US

OC Docket No.: INFN/0034

Express Mail No.: EV416702492US

10. The method as claimed in claim 1,
where method steps a) to c) take place at the beginning of a startup procedure in
which the semiconductor chips are started up;

11. The method as claimed in claim 1,
where the semiconductor chips are memory chips, and
where method steps a) to c) take place at a time at which the content of the memory
chips is redundant;

12. The method as claimed in claim 1,
where the semiconductor chips are memory chips, and
where the data already stored in the memory chips are stored in a buffer store
before a group of memory chips is selected in method step a);

13. The method as claimed in claim 1,
where, besides the group of semiconductor chips which is selected in method step
a), a further group of further semiconductor chips is selected independently of
module, and the semiconductor chips in this further group likewise use the data
lines in the data bus over the entire bus width, and

where the data interchange between the data lines in the data bus and the
semiconductor chips in a group in method step c) involves alternating between the
groups of semiconductor chips;

14. A control apparatus for semiconductor chips, particularly memory chips, which
are arranged in groups on modules which are connected to a common data bus;
where each semiconductor chip on each module is connected to at least one data
line in the data bus;

where a selection device is designed in order to select the semiconductor chips for
the group cyclically on the basis of a prescribed selection criterion independently of
module, and

where an activation device is designed in order to activate the semiconductor chips in the selected group for data interchange with the data lines in the data bus;

15. The control apparatus as claimed in claim 14,
where the selection device is designed in order to select the semiconductor chips for the active group on the basis of the temperature of the semiconductor chips;

16. The control apparatus as claimed in claim 14,
where the selection device is designed in order to select the semiconductor chips for the active group using a statistical method;

17. The control apparatus as claimed in one of claims 14,
where the selection device is designed in order to assign each semiconductor chip an individual selection probability on the basis of its relative situation in a three-dimensional arrangement of the semiconductor chips;

18. The control apparatus as claimed in claim 14 ,
where an assessment device is designed in order to assess the semiconductor chips according to prescribed criteria, particularly the temperature, and
where the selection device is designed in order to select the semiconductor chips on the basis of the assessment results from the assessment device;

19. The control apparatus as claimed in claim 14,
where the activation device is designed in order to activate the semiconductor chips in the active group using an index which is individually associated with each semiconductor chip and denotes the corresponding module and the position of the corresponding semiconductor chip;

20. The control apparatus as claimed in claim 14,
where a register device is designed in order to store the information about the
association between the semiconductor chips and the active group of semiconductor
chips;

21. An arrangement for operating memory chips which are arranged in groups on
modules (M1-M4) which are connected to a common data bus;

where each memory chip on each module is connected to at least one data line in
the data bus;

having a control apparatus for controlling data interchange between the data lines in
the data bus and the memory chips, comprising a selection device for the purpose of
selecting a group of memory chips for data interchange with the data bus on the
basis of a prescribed selection criterion independently of module, and an activation
device for the purpose of activating the memory chips in the selected group for data
interchange with the data lines in the data bus;

having a buffer store for the purpose of buffer-storing the data already stored in the
memory chips while the group of memory chips is being reorganized.